FAIRCHILD

SEMICONDUCTOR

August 1984 Revised May 1999

MM74HC4051 • MM74HC4052 • MM74HC4053 8-Channel Analog Multiplexer • Dual 4-Channel Analog Multiplexer • Triple 2-Channel Analog Multiplexer

General Description

The MM74HC4051, MM74HC4052 and MM74HC4053 multiplexers are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Also these switches contain linearization circuitry which lowers the on resistance and increases switch linearity. These devices allow control of up to ±6V (peak) analog signals with digital control signals of 0 to 6V. Three supply pins are provided for $V_{\mbox{\scriptsize CC}},$ ground, and $V_{\mbox{\scriptsize EE}}.$ This enables the connection of 0– 5V logic signals when $V_{\mbox{CC}}\,{=}\,5V$ and an analog input range of $\pm 5V$ when V_{FF} = 5V. All three devices also have an inhibit control which when HIGH will disable all switches to their off state. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to $V_{\mbox{\scriptsize CC}}$ and ground.

MM74HC4051: This device connects together the outputs of 8 switches, thus achieving an 8 channel Multiplexer. The binary code placed on the A, B, and C select lines determines which one of the eight switches is "on", and connects one of the eight inputs to the common output. MM74HC4052: This device connects together the outputs of 4 switches in two sets, thus achieving a pair of 4-channel multiplexers. The binary code placed on the A, and B select lines determine which switch in each 4 channel section is "on", connecting one of the four inputs in each section to its common output. This enables the implementation of a 4-channel differential multiplexer.

MM74HC4053: This device contains 6 switches whose outputs are connected together in pairs, thus implementing a triple 2 channel multiplexer, or the equivalent of 3 singlepole-double throw configurations. Each of the A, B, or C select lines independently controls one pair of switches, selecting one of the two switches to be "on".


Features

- Wide analog input voltage range: ±6V
- Low "on" resistance:
 - 50 typ. ($V_{CC} V_{EE} = 4.5V$)
 - 30 typ. ($V_{CC} V_{EE} = 9V$)
- Logic level translation to enable 5V logic with ±5V analog signals
- Low quiescent current: 80 µA maximum (74HC)
- Matched Switch characteristic

Order Number	Package Number	Package Description
MM74HC4051M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4051WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4051SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4051MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4051N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300" Wide
MM74HC4052M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4052WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4052SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4052MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4052N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300" Wide
MM74HC4053M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4053WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4053SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4053MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4053N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300" Wide
Devices also available in	n Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Ordering Code:

MM74HC4051 • MM74HC4052 • MM74HC4053



MM744051 Input

Inh	С	В	Α	Channel
Н	Х	Х	Х	None
L	L	L	L	Y0
L	L	L	н	Y1
L	L	н	L	Y2
L	L	н	н	Y3
L	н	L	L	Y4
L	н	L	н	Y5
L	н	н	L	Y6
L	Н	н	н	Y7


"ON"

MM744052

In	puts		"ON" C	hannels
Inh	В	Α	Х	Y
Н	Х	Х	None	None
L	L	L	0X	0Y
L	L	Н	1X	1Y
L	н	L	2X	2Y
L	н	н	3X	3Y

MM744053

	Inp	ut		"ON	"ON" Channels					
Inh	С	В	Α	С	b	а				
Н	Х	Х	Х	None	None	None				
L	L	L	L	СХ	BX	AX				
L	L	L	н	СХ	BX	AY				
L	L	Н	L	СХ	BY	AX				
L	L	Н	н	СХ	BY	AY				
L	н	L	L	CY	ВX	AX				
L	н	L	Н	CY	BX	AY				
L	н	Н	L	CY	BY	AX				
L	н	н	н	CY	BY	AY				



MM74HC4051 • MM74HC4052 • MM74HC4053

Absolute Maximum Ratings(Note 1) (Note 2)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5 to +7.5V		Min	Max	Units
Supply Voltage (V _{EE})	+0.5 to -7.5V	Supply Voltage (V _{CC})	2	6	V
Control Input Voltage (VIN)	-1.5 to V _{CC} $+1.5$ V	Supply Voltage (V _{FF})	0	-6	V
Switch I/O Voltage (VIO)	V_{EE} –0.5 to V_{CC} +0.5V	DC Input or Output Voltage			
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA	(V _{IN} , V _{OUT})	0	V _{CC}	V
Output Current, per pin (I _{OUT})	±25 mA	Operating Temperature Range (T_{Δ})	-40	+85	°C
V_{CC} or GND Current, per pin (I _{CC})	±50 mA	Input Rise or Fall Times			
Storage Temperature Range (T _{STG})	-65°C to +150°C	$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
Power Dissipation (P _D)		$V_{CC} = 4.5V$		500	ns
(Note 3)	600 mW	$V_{CC} = 6.0V$		400	ns
S.O. Package only	500 mW	Note 1: Absolute Maximum Ratings are those	values be	eyond which	ch dam-
Lead Temperature (T ₁)		age to the device may occur.			
(Soldering 10 seconds)	260°C	Note 2: Unless otherwise specified all voltages	are refere	enced to gr	round.
S.O. Package only	200 C	Note 3: Power Dissipation temperature derating 12 mW/°C from 65°C to 85°C.	g — plas	tic "N" pac	kage: -

DC Electrical Characteristics (Note 4)

Symbol	Baramatar	Parameter		VEE	Vcc	T _A =	25°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Farameter		Conditions	• EE	*CC	Тур		Guaranteed I	imits	Units
VIH	Minimum HIGH Level				2.0V		1.5	1.5	1.5	V
	Input Voltage				4.5V		3.15	3.15	3.15	V
					6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level				2.0V		0.5	0.5	0.5	V
	Input Voltage				4.5V		1.35	1.35	1.35	V
					6.0V		1.8	1.8	1.8	V
R _{ON}	Maximum "ON" Resista	nce	$V_{INH} = V_{IL}, I_S = 2.0 \text{ mA}$	GND	4.5V	40	160	200	240	Ω
	(Note 5)		$V_{IS} = V_{CC}$ to V_{EE}	-4.5V	4.5V	30	120	150	170	Ω
			(Figure 1)	-6.0V	6.0V	20	100	125	140	Ω
			$V_{INH} = V_{IL}, I_S = 2.0 \text{ mA}$	GND	2.0V	100	230	280	320	Ω
			$V_{IS} = V_{CC}$ or V_{EE}	GND	4.5V	40	110	140	170	Ω
			(Figure 1)	-4.5V	4.5V	20	90	120	140	Ω
				-6.0V	6.0V	15	80	100	115	Ω
R _{ON}	Maximum "ON" Resista	nce	V _{CTL} = V _{IL}	GND	4.5V	10	20	25	25	Ω
	Matching		$V_{IS} = V_{CC}$ to GND	-4.5V	4.5V	5	10	15	15	Ω
				-6.0V	6.0V	5	10	12	15	Ω
I _{IN}	Maximum Control		$V_{IN} = V_{CC} or GND$				±0.1	±1.0	±1.0	μA
	Input Current		$V_{CC} = 2 - 6V$							
I _{CC}	Maximum Quiescent		$V_{IN} = V_{CC}$ or GND	GND	6.0V		8	80	160	μA
	Supply Current		$I_{OUT} = 0 \ \mu A$	-6.0V	6.0V		16	160	320	μA
I _{IZ}	Maximum Switch "OFF'	,	$V_{OS} = V_{CC} or V_{EE}$	GND	6.0V		±60	±600	±600	nA
	Leakage Current		$V_{IS} = V_{EE} or V_{CC}$	-6.0V	6.0V		±100	±1000	±1000	nA
	(Switch Input)		V _{INH} = V _{IH} (Figure 2)							
I _{IZ}	Maximum Switch		$V_{IS} = V_{CC}$ to V_{EE}	GND	6.0V		±0.2	±2.0	±2.0	μA
	"ON" Leakage	HC4051	$V_{INH} = V_{IL}$	-6.0V	6.0V		±0.4	±4.0	±4.0	μA
	Current		(Figure 3)							
			$V_{IS} = V_{CC}$ to V_{EE}	GND	6.0V		±0.1	±1.0	±1.0	μA
		HC4052	$V_{INH} = V_{IL}$ (Figure 3)	-6.0V	6.0V		±0.2	±2.0	±2.0	μA
			$V_{IS} = V_{CC}$ to V_{EE}	GND	6.0V		±0.1	±1.0	±1.0	μA
		HC4053	V _{INH} = V _{IL} (Figure 3)	-6.0V	6.0V		±0.1	±1.0	±1.0	μA

Symbol	Parameter		Conditions	V _{EE}	v _{cc}	$T_A = 25^{\circ}C$		$T_{A}=-40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
						Typ Guaranteed			_imits	
I _{IZ}	Maximum Switch		$V_{OS} = V_{CC} \text{ or } V_{EE}$	GND	6.0V		±0.2	±2.0	±2.0	μA
	"OFF" Leakage	HC4051	$V_{IS} = V_{EE} \text{ or } V_{CC}$	-6.0V	6.0V		±0.4	±4.0	±4.0	μA
	Current (Common Pin)		$V_{INH} = V_{IH}$							
			$V_{OS} = V_{CC} \text{ or } V_{EE}$	GND	6.0V		±0.1	±1.0	±1.0	μA
		HC4052	$V_{IS} = V_{EE} \text{ or } V_{CC}$	-6.0V	6.0V		±0.2	±2.0	±2.0	μA
			$V_{INH} = V_{IH}$							
			$V_{OS} = V_{CC} \text{ or } V_{EE}$	GND	6.0V		±0.1	±1.0	±1.0	μA
		HC4053	$V_{IS} = V_{EE}$ or V_{CC}	-6.0V	6.0V		±0.1	±1.0	±1.0	μA
			$V_{INH} = V_{IH}$							


Note 4: For a power supply of 5V ±10% the worst case on resistances (R_{ON}) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{H} and V_{L} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{H} value at 5.5V is 3.85V.) The worst case leakage current occur for CMOS at the higher voltage and so the 5.5V values should be used.


Note 5: At supply voltages (V_{CC}-V_{EE}) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.


AC Electrical Characteristics

 $V_{CC} = 2.0V-6.0V$, $V_{EE} = 0V-6V$, $C_L = 50$ pF (unless otherwise specified)


Symbol	Parameter	Conditions		VEE	V _{cc}	$T_A = 25^{\circ}C$		$T_{A} = -40$ to 85°C	$T_A = -55$ to $125^{\circ}C$	Units
Gymbol	i arameter	e e numero de la companya de la comp		- EE	- 00	Тур				
t _{PHL} , t _{PLH}	Maximum Propagation			GND	2.0V	25	60	75	90	ns
	Delay Switch In to Out			GND	4.5V	5	12	15	18	ns
				-4.5V	4.5V	4	8	12	14	ns
				-6.0V	6.0V	3	7	11	13	ns
t _{PZL} , t _{PZH}	Maximum Switch Turn	$R_L = 1 \ k\Omega$		GND	2.0V	92	355	435	515	ns
	"ON" Delay			GND	4.5V		69	87	103	ns
				-4.5V	4.5V	16	46	58	69	ns
				-6.0V	6.0V	15	41	51	62	ns
t _{PHZ} , t _{PLZ}	Maximum Switch Turn			GND	2.0V	65	290	365	435	ns
	"OFF" Delay			GND	4.5V	28	58	73	87	ns
				-4.5V	4.5V	18	37	46	56	ns
				-6.0V	6.0V	16	32	41	48	ns
f _{MAX}	Minimum Switch			GND	4.5V	30				MHz
	Frequency Response			-4.5V	4.5V	35				MHz
	20 log (V _I /V _O) = 3 dB									
	Control to Switch	$R_L = 600\Omega$,	$V_{IS} = 4 V_{PP}$	0V	4.5V	1080				mV
	Feedthrough Noise	f = 1 MHz,	$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	250				mV
		$C_L = 50 \text{ pF}$								
	Crosstalk between	$R_L = 600\Omega$,	$V_{IS} = 4 V_{PP}$	0V	4.5	-52				dB
		f = 1 MHz	$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	-50				dB
	Switch OFF Signal	$R_L = 600\Omega$,	$V_{IS} = 4 V_{PP}$	0V	4.5V	-42				dB
	Feedthrough	f = 1 MHz,	$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	-44				dB
	Isolation	$V_{CTL} = V_{IL}$								
THD	Sinewave Harmonic		$V_{IS} = 4 V_{PP}$	0V	4.5V	0.013				%
	Distortion	$C_{L} = 50 \text{ pF},$	$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	0.008				%
		f = 1 kHz								
CIN	Maximum Control					5	10	10	10	pF
	Input Capacitance									
CIN	Maximum Switch	Input				15				pF
	Input Capacitance	4051 Common				90				
		4052 Common				45				
		4053 Commo	on			30				
C _{IN}	Maximum Feedthrough Capacitance			1		5				pF









8







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor:

<u>MM74HC4053MX</u> <u>MM74HC4053SJ</u> <u>MM74HC4053N</u> <u>MM74HC4053M</u> <u>MM74HC4053MTC</u> <u>MM74HC4053MTCX</u> MM74HC4053SJX