## AM/FM TUNER FOR CAR RADIO AND Hi-Fi APPLICATIONS

- FRONT-END FOR AM/FM RECEIVERS
- UP-CONVERSION ARCHITECTURE FOR AM
- HIGH SPEED PLL WITH INLOCK DETECTOR FOR OPTIMIZED RDS APPLICATIONS
- SINGLE FREQUENCY REFERENCE FOR AMFM
- AM/FM STATION DETECTOR
- $\mu$ P-CONTROLLED COMPENSATION OF EXTERNAL COMPONENTS SPREAD
- ADJUSTABLE AUDIO MUTE
- FULLY PROGRAMMABLE BY $I^{2} \mathrm{C}$ BUS
- ADVANCED BICMOS TECHNOLOGY


## GENERAL DESCRIPTION

The TDA7421 is a high performance tuner circuit that integrates AM/FM sections, IF counter and PLL synthesizer on a single chip.
Use of BICMOS technology allows the implementation of tuning functions with a minimum of external components.
Value spread of external components can be fully

compensated by means of on-chip electrical adjustment controlled by external $\mu \mathrm{P}$.
The Automatic Gain Control (AGC) operates on different sensitivities and bandwidths in order to improve sensitivity and dynamic range. $\mathrm{I}^{2} \mathrm{C}$ bus allows to control selected functions of the tuner (AGC and amplifiers gain, PLL and counters operation modes).

## PINS CONNECTION



## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {amb }}$ | Operating Temperature Range | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| VCC | Analog Supply Voltages (PLL, RF, IF1, IF2, OSC) | 10.2 | V |
| VDD | Digital Supply Voltage | 5.5 | V |

## THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th} \mathrm{h} \text {-amb }}$ | Thermal resistance Junction-Ambient | typ. | 68 |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |

## PIN DESCRIPTION

| N. | Name |  |
| :---: | :---: | :--- |
| 1 | AM MIX1 IN - | Input "-" to the AM 1st mixer (differential input) |
| 2 | AM MIX1 IN + | Input "+" to the AM 1st mixer (differential input) |
| 3 | FM MIX IN - | Input "-" to the FM mixer (differential input) |
| 4 | FM MIX IN + | Input "+" to the FM mixer (differential input) |
| 5 | FM RF AGC IN | Input to the RF AGC circuit |
| 6 | FM AGC OUT | Voltage output to the FM AGC |
| 7 | RF GND | RF circuits ground |
| 8 | VCO B | Local oscillator input to the transistor base (two-pin oscillator) |
| 9 | VCO E | Local oscillator input to the transistor emitter (two-pin oscillator) |
| 10 | OSC GND | Oscillator ground |
| 11 | XTAL D | Crystal oscillator input to MOS drain (two-pin oscillator) |
| 12 | XTAL G | Crystal oscillator input to MOS gate (two-pin oscillator) |
| 13 | OSC VCC | Oscillator positive supply |
| 14 | FM ANT ADJ | Tuning varicap voltage for antenna FM filter |
| 15 | FM RF ADJ | Tuning varicap voltage for RF FM filter |
| 16 | PLL VCC | PLL positive supply |
| 17 | LP OUT | Op Amp output to PLL loop filters |
| 18 | LP IN1 | PLL "N. 1" loop filter connection to Op Amp inverting input |
| 19 | LP IN2 | PLL "N. 2" loop filter connection to Op Amp inverting input |
| 20 | LP IN3 | PLL "N. 3" loop filter connection to Op Amp inverting input |
| 21 | PLL VREF | Voltage reference to Op Amp noninverting input |
| 22 | PLL GND | PLL ground |
| 23 | SLEEP | I $^{2}$ C bus disconnect signal |
| 24 | SDA | I $^{2}$ C bus data |
| 25 | SCL | I $^{2}$ C bus clock |

PIN DESCRIPTION (continued)

| N. | Name | Function |
| :---: | :---: | :---: |
| 27 | DIG GND | Digital circuits ground |
| 28(*) | IFC SSTOP <br> AM STEREO OUT | Search stop signal or Output (single ended) of AM IF amplifier |
| 29 | CLN GND | "Clean" ground |
| 30 | IF2 GND | IF 2nd ground |
| 31 | AM AGC2 TC | AM 2nd AGC time constant |
| 32 | AM DET | Connection to the capacitor of the AM diode-capacitor detector |
| 33 | AM BPF | Connection to the AM IF filter |
| 34 | AM REF | Reference voltage of AM IF amplifier |
| 35 | AM IF2 in | Input (single ended) of AM 2nd IF amplifier |
| 36 | IF2 VCC | IF 2nd positive supply |
| 37 | FM QUOD - | "-" Insertion pt. of FM quadrature network (differential) |
| 38 | FM QUAD + | "+" Insertion pt. of FM quadrature network (differential) |
| 39 | AUDIO OUT | Audio frequency output (single ended) |
| 40 (*) | FM SD AM SD | FM Station detector output or AM Station detector output |
| 41(*) | FM SMETER AM SMETER FM DET ADJ | FM S-meter output or AM S-meter output or FM detuning adjustment |
| 42 | FM MUTE DRIVE | FM mute time constant |
| 43 | FM BW TC | FM detuning detector time constant |
| 44 | IF1 GND | IF 1st ground |
| 45 | FM LIM IN - | Input "-" of FM limiter (differential input) |
| 46 | FM LIM IN + | Input "+" of FM limiter (differential input) |
| 47 | IF1 VCC | IF 1st positive supply |
| 48 | FM IF AMP2 OUT | Output (single ended) of the FM IF 2nd amplifier buffer |
| 49 | FM IF AMP2 IN - | Input "-" of the FM IF 2nd amplifier (differential input) |
| 50 | FM IF AMP2 IN + | Input "+" of the FM IF 2nd amplifier (differential input) |
| 51 | FM IF AMP1 OUT | Output (single ended) of the FM IF 1st amplifier buffer |
| 52 | FM IF AMP1 IN - | Input "-" of the FM IF 1st amplifier (differential input) |
| 53 | FM IF AMP1 IN + | Input "+" of the FM IF 1st amplifier (differential input) |
| 54 | AM MIX2 OUT - | Output "-- of the AM 2nd mixer (differential output) |
| 55 | AM MIX2 OUT + | Output "+" of the AM 2nd mixer (differential output) |
| 56 | RF VCC | RF stage positive supply |
| 57 | AM MIX2 IN - | Input "-" to the AM 2nd mixer (differential input) |
| 58 | AM MIX2 IN + | Input "+" to the AM 2nd mixer (differential input) |
| 59 | FM IF AGC IN | Input FM IF AGC circuit |
| 60 | MIX OUT - | Output "-" of the FM/AM 1st mixer (differential output) |
| 61 | MIX OUT + | Output "+" of the FM/AM 1st mixer (differential output) |
| 62 | AM AGC1 TC | AM 1st AGC time constant |
| 63 | AM AGC1 RF AMP | Voltage output of the AM 1st AGC, to the transistor of the RF AF amplifier |
| 64 | AM AGC1 PIN | Current output of the AM 1st AGC, to the PIN diodes antenna AM attenuator |

(*) Pin function is user-defined by software.

## ELECTRICAL CHARACTERISTICS

DC PARAMETERS ( $\mathrm{Tamb}=25^{\circ} \mathrm{C} ; \mathrm{Vcc}_{\mathrm{cc}}=8.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{dd}}=5 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIG V dd | Digital Supply Voltage |  | 4.75 |  | 5.25 | V |
| DIG Idd | Digital Supply Current | AM MODE | 4.0 | 4.6 | 5.2 | mA |
|  |  | FM MODE | 3.5 | 4.0 | 4.5 | mA |
| PLL Vcc | PLL Supply Voltage |  | 7.5 |  | 10 | V |
| PLL Icc | PLL Supply Current | AM MODE | 1.2 | 1.6 | 2.0 | mA |
|  |  | FM MODE | 2.5 | 3.0 | 3.5 | mA |
| RF Vcc | RFSupply Voltage |  | 7.5 |  | 10 | V |
| RF Icc | RF Supply Current | AM MODE | 15.0 | 17.5 | 20.0 | mA |
|  |  | FM MODE | 10.0 | 13.0 | 16.0 | mA |
| IF1 Vcc | IF1 Supply Voltage |  | 7.5 |  | 10 | V |
| IF1 Icc | IF1 Supply Current | AM MODE | 2.2 | 2.7 | 3.2 | mA |
|  |  | FM MODE | 16.0 | 19.5 | 23.0 | mA |
| IF2 Vcc | IF2 Supply Voltage |  | 7.5 |  | 10 | V |
| IF2 Icc | IF2 Supply Current | AM MODE | 8.5 | 10.5 | 12.5 | mA |
|  |  | FM MODE | 27.0 | 32.0 | 37.0 | mA |
| OSC Vcc | Oscillator Supply Voltage |  | 7.5 |  | 10 | V |
| OSC Icc | Oscillator Supply Current | AM MODE | 14.5 | 17.0 | 19.5 | mA |
|  |  | FM MODE | 11.0 | 14.0 | 17.0 | mA |
| TOTAL Icc | Total Supply Current | AM MODE | 45.0 | 50.0 | 55.0 | mA |
|  |  | FM MODE | 73.0 | 81.0 | 89.0 | mA |

## AC PARAMETERS

Ref: FM Test Circuit measure Vosc with high impedance FET probe
Voltage Controlled Oscillator (VCO)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Uni |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fvcomin | Minimum VCO Frequency |  |  | $\begin{gathered} 80.9 \\ 55 \end{gathered}$ | $\begin{aligned} & 98.2 \\ & 65.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| fvcomax | Maximum VCO Frequency | $\begin{gathered} \text { Vturn }=\text { Vcc, Europe/USA } \\ \text { Japan } \\ \hline \end{gathered}$ | $\begin{aligned} & 123.2 \\ & 79.2 \end{aligned}$ | $\begin{gathered} 128 \\ 90 \end{gathered}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Vosc | Oscillator Amplitude | $\begin{aligned} & \text { fosc }=108.8 \mathrm{MHz}, \text { Europe/USA } \\ & \text { fosc }=72.3 \mathrm{MHz} \text {, Japan } \end{aligned}$ |  | 106 |  | dBu |

## Reference Oscillator

Ref: AM Test Circuit measure Vxtal with high impedance FET probe

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Uni |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| fxTAL | Reference Frequency |  |  | 10.25 |  | MHz |
| VXTAL | Oscillator Amplitude |  |  | 108 |  | dBu |

## ELECTRICAL CHARACTERISTICS (continued)

## FM Section Global Performances

Refer to Evaluation Circuit and enclosed curves (S+N/N, THD)

- RF Input: $f_{c}=98.1 \mathrm{MHz}, 75 \mathrm{KHz}$ dev., 1 KHz mod., 60 dBu
- Audio Output: BPF 20Hz - 20KHz

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Uni |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| S+N/N | Signal to Noise Ratio |  |  | 68 |  | dB |
| THD | Total Harmonic Distortion | deviation $=40 \mathrm{KHz}$ |  | 0.3 |  | $\%$ |
| Vo AF | Audio Output Level |  | 350 | 400 | 450 | mV RMS |
| US | Usable Sensitivity | antenna level at which <br> S+N/N=30dB |  | 4 |  | dBu |
| AGCrange | Range AGC FM |  | 65 |  |  | dB |

FM Front-end Electrical Adjustments
Ref: FM Test Circuit measure Vantadj and Vrfadj referred to Vpllout

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Uni |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| ANTADJ <br> MAX OFF | Maximum FM Antenna Filter <br> Adjustment Voltage Offset | VPLLOUT $=2.5 \mathrm{~V}$, ANA3-0 set to <br> 1111 | 21 | 25 | 27 | $\%$ |
| ANTADJ <br> STEP OFF | FM Antenna Filter Adjustment <br> Voltage Offset Step | VPLLOUT $=2.5 \mathrm{~V}$, ANA3-0 set to <br> 1001 | 2.8 | 3.6 | 4.4 | $\%$ |
| RFADJ <br> MAX OFF | Maximum FM RF Filter <br> Adjustment Voltage Offset | VPLLOUT $=2.5 \mathrm{~V}$, RFA3-0 set to <br> 1111 | 21 | 25 | 27 | $\%$ |
| RFADJ <br> STEP OFF | FM RF Filter Adjustment Voltage <br> Offset Step | VPLLOUT $=2.5 \mathrm{~V}$, RFA3-0 set to <br> 1001 | 2.8 | 3.6 | 4.4 | $\%$ |

## FM Mixer

Ref: FM Test Circuit, measure input at Vmixfmin, output at Vmixout

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Zin,mix | Single-ended input impedance <br> (pin 3, pin4) | $\mathrm{f}=100 \mathrm{MHz}$ |  | 12 | $\Omega$ |  |
| GmIX | Conversion Gain | $\mathrm{fin}=98.1 \mathrm{MHz}$ |  | 21.8 |  | dB |
| IP3MIX | 3rd order intermodulation <br> distortion intercept point | $\mathrm{fd}=98.1 \mathrm{MHz} ;$ fur $=98.2 \mathrm{MHz} ;$ <br> $\mathrm{fu} 2=98.3 \mathrm{MHz;}$ |  | 104 | dBu |  |
| CP1mix | 1dB compression point | $\mathrm{fin}=98.1 \mathrm{MHz}$ |  | 90 |  | dBu |

FM AGC
Ref: FM Test Circuit, measure input at Vfmrfagcin, and Vfmifagcin, output at Vfmagcout

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VRFAGCSTART | Open Loop Rf Agc Starting Point | fRFAGCIN $=98.1 \mathrm{MHz}$ Value of <br> VFMRFAGCIN, at which <br> VFMAGCOUT $=4 \mathrm{~V}$ | 74 | 80 | 86 | dBu |
| RINRFAGC | Input Resistance |  |  | 20 |  | $\mathrm{~K} \Omega$ |
| VIFAGCSTART | Open Loop If Agc Starting Point | fiFAGCIN $=10.7 \mathrm{MHz}$ Value of <br> VFMIFAGCIN, at which <br> VFMAGCOUT $=4 \mathrm{~V}$ <br> FAGC2-0 set to 111 | 71 | 77 | 83 | dBu |
| RIIIFAGC | Input Resistance |  |  | 20 |  | $\mathrm{~K} \Omega$ |
| RoutfmagC | Output Resistance |  |  | 10 | $\mathrm{~K} \Omega$ |  |

ELECTRICAL CHARACTERISTICS (continued)
FM IF Amplifier 1
Ref: FM Test Circuit, measure input at Vfmampinn, output at Vfmampiout

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RIN,AMP1 | Input Resistance | $\mathrm{f}=10.7 \mathrm{MHz}$ |  | 330 |  | $\Omega$ |
| Rout,AMP1 | Output Resistance | $\mathrm{f}=10.7 \mathrm{MHz}$ |  | 330 |  | $\Omega$ |
| GTYP,AmP1 | Typical Gain | $\begin{aligned} & \text { fin }=10.7 \mathrm{MHz}, \text { FBH3-0 set to } \\ & 0100 \end{aligned}$ | 16.5 | 17.5 | 18.5 | dB |
| Gmin,AmP1 | Minimum Gain | $\begin{aligned} & \text { fin }=10.7 \mathrm{MHz} \text {, FBH3-0 set to } \\ & 0001 \end{aligned}$ | 14.5 | 15.5 | 16.5 | dB |
| Gmax,amp1 | Maximum Gain | $\begin{aligned} & \text { fin }=10.7 \mathrm{MHz}, \text { FBH3-0 set to } \\ & 0000 \end{aligned}$ | 18.5 | 19.5 | 20.5 | dB |
| IP3AMP1 | 3rd Order Intermodulation Distortion Intercept Point | $\begin{aligned} & \mathrm{fd}=10.7 \mathrm{MHz} ; f u 1=10.8 \mathrm{MHz} ; f u 2= \\ & 10.9 \mathrm{MHz}, \text { FBH3-0 set to } 0100 \end{aligned}$ |  | 109 |  | dBu |
| CP1amp1 | 1dB Compression Point | $\begin{aligned} & \text { fin }=10.7 \mathrm{MHz} ; \text { FBH3-0 set to } \\ & 0100 \end{aligned}$ |  | 96 |  | dBu |

FM IF Amplifier 2
Ref: FM Test Circuit, measure input at Vfmamprin, output at Vfmamprout

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Rin,AMP2 | Input Resistance | $\mathrm{f}=10.7 \mathrm{MHz}$ |  | 330 |  | $\Omega$ |
| Rout,AMP2 | Output Resistance | $\mathrm{f}=10.7 \mathrm{MHz}$ |  | 330 |  | $\Omega$ |
| GTYP,AMP2 | Typical Gain | $\mathrm{fin}=10.7 \mathrm{MHz}$, FBL3-0 set to 0100 | 5 | 6 | 7 | dB |
| Gmin,AMP2 | Minimum Gain | $\mathrm{fin}=10.7 \mathrm{MHz}$, FBL3-0 set to 0001 | 3 | 4 | 5 | dB |
| GMAX,AMP2 | Maximum Gain | $\mathrm{fin}=10.7 \mathrm{MHz}$, FBL3-0 set to 0000 | 7 | 8 | 9 | dB |
| IP3AMP2 | 3rd Order Intermodulation <br> Distortion Intercept Point | $\mathrm{fd}=10.7 \mathrm{MHz;} \mathrm{fu1=10.8MHz;} \mathrm{fu2}=$ <br> $10.9 M H z, ~ F B L 3-0 ~ s e t ~ t o ~$ <br> 0100 |  | 122 |  | dBu |
| CP1AmP2 | 1dB Compression Point | $\mathrm{fin}=10.7 \mathrm{MHz;} \mathrm{FBL3-0} \mathrm{set} \mathrm{to} 0100$ |  | 110 |  | dBu |

FM Limiter, Field Strengh Meter and Demodulator
Ref: FM Test circuit, measure:

- Input at Vfmlimin, fin $=10.7 \mathrm{MHz}$
- filtered FS Meter output at Vsm,FILT
- shifted FS Meter output at Vsm,SHIFT (FMADJ set to 0)
- demodulator adjustment output at Vsm,SHIFT (FMADJ set to 1)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RIIN,LIM | Limiter Input Resistance |  |  | 330 |  | $\Omega$ |
| GLIM | Limiter Gain |  |  | 90 |  | dB |
| LS | Limiting Sensitivity |  |  | 23 |  | dBu |
| SM1 | Smeter 1 at VSM,FILT | $\mathrm{V}_{\text {FMLIMIN }}=42 \mathrm{dBu}$ | $0.1{ }^{(1)}$ | 0.25 | $0.5{ }^{(1)}$ | V |
| SM2 | Smeter 2 at VSM,FILT | $\mathrm{V}_{\text {FMLIMIN }}=77 \mathrm{dBu}$ | $2.4{ }^{(1)}$ | 2.75 | $3.1{ }^{(1)}$ | V |
| SM3 | Smeter 3 at Vsm,FILT | $V_{\text {FMLIMIN }}=102 \mathrm{dBu}$ | $4.0^{(1)}$ | 4.35 | $4.7{ }^{(1)}$ | V |
| SMminshift | Smeter Minimum Shift Voltage at Vsm.SHIFT referred to VSM.FILT | $\begin{aligned} & \text { VFMLIMIN }=70 \mathrm{dBu}, \text { FSL4-0 set to } \\ & 00000 \end{aligned}$ | 0.25 | 0.3 | 0.35 | V |
| SMMAXSHIFT | Smeter Maximum Shift Voltage at Vsm.SHIFT referred to Vsm.FILT | $\begin{aligned} & \text { VFMLIMIN }=70 \mathrm{dBu}, \text { FSL4-0 set to } \\ & 11111 \end{aligned}$ | 1.55 | 1.8 | 2.05 | V |
| Gdem | Demodulator Conversion Gain | VfmLimin > LS |  | 2 |  | $\begin{array}{\|c\|} \hline \mathrm{mVRMS} / \\ \mathrm{KHz} \end{array}$ |
| Gdemadj | Demodulator Adjustment Conversion Gain | VfmLimin > LS, measured at <br> VSmshift, FMADJ set to 1 |  | 14 |  | $\begin{array}{\|c\|} \hline \text { mVRMs/ } \\ \mathrm{KHz} \end{array}$ |

NOTE1: Refer to Global application circuit; input at first Ceramic Filter in, FBH3-0 set to 0001, FBL3-0 set to 0001

## ELECTRICAL CHARACTERISTICS (continued)

## FM Audio Amplifier

Ref: FM Test circuit, measure:

- Input at VFmLIMIN, $=95 \mathrm{dBu}, \mathrm{fin}=10.7 \mathrm{MHz}$
- audio output at Vaudio, BPF 20 Hz to 20 KHz
- muting voltage at Vmute, drive

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vmute | Mute Voltage | $V_{\text {MUTE, DRIVE }}$ for which $\Delta \mathrm{V}_{\mathrm{AF}}=-$ 29dB, FMHIGH set to 0, AUM2-0 set to 111 | 2 |  |  | V |
| Vplay | Play Voltage | Vmute, Drive for which $\Delta \mathrm{V}_{\mathrm{AF}}=-$ 1 dB , FMHIGH set to 0, AUM2-0 set to 111 |  |  | 0.3 | V |
| Gamp,PLAY | Audio Amplifier Gain in Play Conditions | Vmute,brive < Vplay |  | 9 |  | dB |
| Gamp,Mutemax | Audio Amplifier Highest Gain in Mute Condition | Vmute,dRIVE > Vmute, FMHIGH set to 1, AUM2-0 set to 001 |  | 6.5 |  | dB |
| Gamp,Mutemin | Audio Amplifier Lowest Gain in Mute Condition | Vmute,drive > Vmute, FMHIGH set to 0, AUM2-0 set to 111 |  | -21 |  | dB |
| VAF | AF Output Level | $\text { fDEV }=75 \mathrm{KHz}, \text { FMOD }=1 \mathrm{KHz},$ <br> Vmute, DRive < Vmute | $350{ }^{(1)}$ | 400 | $450{ }^{(1)}$ | $\mathrm{m} \mathrm{V}_{\text {RMS }}$ |
| THD | AFTotal Harmonic distortion | $\begin{aligned} & \hline \text { fDEV }=75 \mathrm{KHz}, \text { FMOD }=1 \mathrm{KHz}, \\ & \text { VMUTE,DRIVE }<\text { VMUTE } \\ & \hline \end{aligned}$ |  | 0.5 |  | \% |
| S+N/N | AF Signal to Noise Ratio | $\text { fDEV }=75 \mathrm{KHz}, \text { FMOD }=1 \mathrm{KHz},$ <br> Vmute,drive < Vmute | $68^{(1)}$ | 75 |  | \% |
| AMR | Amplitude Modulation Rejection | AM modulation deph $30 \%$, fMOD $=$ 1 KHz , with respect to FM modulated signal with fDEV $=$ 40KHz, Vmute,drive < Vmute | $60^{(1)}$ | 67 |  | dB |
| AUDIO $_{\text {curr }}$ | Audio Out Current Capability |  | 5 |  |  | mA |
| MUTE Rout | Mute Drive Output Resistance |  |  | 1 |  | $\mathrm{K} \Omega$ |

NOTE1: Refer to Global application circuit; input at first Ceramic Filter in, FBH3-0 set to 0001, FBL3-0 set to 0001

## FM QUALITY DETECTORS

## Field Strength Detector

Ref: FM Test Circuit, measure:

- Input at Vfmlimin, fin $=10.7 \mathrm{MHz}$, CW
- output at VmUTE,DRIVE

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| FSDmin | Field Strenght Detector Minimum <br> Threshold | VFMLIMIN level at which <br> VMUTE,DRIVE $=$ VmUTE, FSM3-0 set <br> to 0000 | 40 |  | dBu |  |
| FSDmax | Field Strenght Detector Maximum | VFMLIMIN level at which <br> VMUTE,DRIVE $=$ VMUTE, FSM3-0 set <br> to 1111 |  | 60 |  | dBu |

## ELECTRICAL CHARACTERISTICS (continued)

## Detuning Detector

Ref: FM Test Circuit, measure:

- Inputs at Vfmlimin, CW
- output at Vmute,drive

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDstart | Detuning Detector Starting Point | frequency shift from 10.7 MHz at which VMUTE,DRIVE $=$ VPLAY |  | $\pm 23$ |  | KHz |
| DDsLope,Min | Detuning Detector Minimum Muting Slope | frequency shift from $10.7 \mathrm{MHz}+$ DDstart, at which Vmute, drive = Vmute, BWM2-0 set to 100, FMRECSEEK set to 0 | 22.5 | 30 | 37.5 | KHz |
| DDslope,max | Detuning Detector Maximum Muting Slope | frequency shift from $10.7 \mathrm{MHz}+$ DDstart, at which Vmute,drive = Vmute, BWM2-0 set to 001, FMRECSEEK set to 0 | 7.5 | 10 | 12.5 | KHz |
| DDtrc | Detuning Detector Time Constant Ratio | ratio of "reception" mode integration time constant inside the Detuning Detector with respect to "seek" mode |  | 34/6 |  | s/s |

## Adjacent Channel Detector

Ref: FM Test Circuit, measure:

- Inputs at VfmLIMIN: desired 10.7 MHz , 95dBu CW; undesired 10.8 MHz CW
- output at Vmute,drive
- BWM2-0 set to 001

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| ACDmax | Adjacent Channel Quality Detector <br> Maximum Sensitivity Threshold | amplitude of undesired signal at <br> which VMUTE,DRIVE = VMUTE, <br> HDM4-0 set to 11111 |  | 91 | dBu |  |
| ACDmin | Adjacent Channel Quality Detector <br> Minimum Sensitivity Threshold | amplitude of undesired signal at <br> which VmuTE,DRIVE $=$ VMUTE, <br> HDM4-0 set to 00000 |  | 94.8 | dBu |  |

Field Strength Station Detector
Ref: FM Test Circuit, measure:

- Inputs at Vfmlimin: desired 10.7 MHz , CW
- output at VFMSD
- FMRECSEEK set to 1

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| FSSDmin | Field Strength Station Detector <br> Minimum Threshold | $V_{\text {FMLIMIN level at which }}$ <br> $V_{\text {FMSD }}=2.5$, FSM44-0 set to 00000 | 24 |  | dBu |  |
| FSSDmax | Field Strength Station Detector <br> Maximum Threshold | $V_{\text {FMLIMIN level at which }}$ <br> $V_{\text {FMSD }}=2.5$, FSM44-0 set to 11111 |  | 76 |  | dBu |

## Detuning Station Detector

Ref: FM Test Circuit, measure:

- Input at VFMLImin, CW;
- output at VFMSD
- FMRECSEEK set to 1

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| DSD | Detuning Station Detector <br> Threshold | frequency shift from 10.7 MHz at <br> which $V_{\text {FMSD }}=2.5 \mathrm{~V}$ |  | 23 | KHz |  |

ELECTRICAL CHARACTERISTICS (continued)

## Adjacent Channel Station Detector

Ref: FM Test Circuit, measure:

- Input at VfmLimin: desired 10.7 MHz , 95dBu CW; undesired 10.8 MHz CW
- output at Vfmsd
- FMRECSEEK set to 1

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| ACSDmAx | Adjacent Channel Detector <br> Maximum Sensitivity Threshold | amplitude of undesired signal at <br> which VFMSD $=2.5 \mathrm{~V}, \mathrm{HDM4}-0$ set <br> to 11111 |  | 92.5 | dBu |  |
| ACDmin | Adjacent Channel Detector <br> Minimum Sensitivity Threshold | amplitude of undesired signal at <br> which VFMSD $=2.5 \mathrm{~V}, \mathrm{HDM4}-0$ set <br> to 00000 |  | 94.9 | dBu |  |

## AM Section Global Performances

Refer to Evaluation Circuit and enclosed curves ( $\mathrm{S}+\mathrm{N} / \mathrm{N}, \mathrm{THD}$ )

- RF Input: $\mathrm{ff}_{\mathrm{c}}=1 \mathrm{MHz}, \mathrm{f} \bmod =1 \mathrm{KHz}, \mathrm{m}=0.3$;
- Audio Output: BPF 20 Hz - 20KHz

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vinmin | Maximum Sensitivity | VINRF $=74 \mathrm{dBu} ; \Delta \mathrm{V}_{\text {AF }}=-20 \mathrm{~dB}$ |  | 20 |  | dBu |
| Vin us | Usable Sensitivity | $\mathrm{S}+\mathrm{N} / \mathrm{N}=20 \mathrm{~dB}$ |  | 31 |  | dBu |
| $\Delta \mathrm{V}_{\text {is }}$ | AGC Range | VINRF $=74 \mathrm{dBu} ; \Delta \mathrm{V}_{\text {AF }}=-10 \mathrm{~dB}$ |  | 50 |  | dB |
| $\mathrm{S}+\mathrm{N} / \mathrm{N}$ | Signal to Noise Ratio | VINRF $=74 \mathrm{dBu}$ | 46.0 | 53.0 |  | dB |
| $\alpha_{\text {IMAG }}$ | Image Rejection | $\begin{aligned} & \mathrm{f}_{1}=1.9 \mathrm{MHz} \\ & \mathrm{f}_{2}=22.4 \mathrm{MHz} \end{aligned}$ |  |  |  | dB |
| $\alpha^{\text {Tw }}$ | Tweet | $\begin{aligned} & \text { VINRF }=74 \mathrm{dBu} ; \mathrm{f} 1=900 \mathrm{KHz} ; \\ & \mathrm{f} 2=1350 \mathrm{KHz} \end{aligned}$ |  | 1.2 |  | dB |
| THD | Total Harmonic Distortion | VINRF $=74 \mathrm{dBu} ; \mathrm{m}=0.3$ |  | 0.45 | 1.0 | \% |
|  |  | VINRF $=74 \mathrm{dBu} ; \mathrm{m}=0.8$ |  | 1.73 |  | \% |
|  |  | VINRF $=120 \mathrm{dBu}$; $\mathrm{m}=0.3$ |  | 0.33 |  | \% |
| VAF | Audio Output Level | VINRF $=74 \mathrm{dBu}$ | 137 | 167 | 197 | mVRMS |
| Vamst | AM IF2 Output level | VINRF $=74 \mathrm{dBu}$ |  | 106 |  | dBu |

## AM Mixer 1

Ref: AM Test Circuit, measure input at Vmixzamin, output at Vmixout

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rinmix1 | Input Resistance |  |  | 1.2 |  | $\mathrm{K} \Omega$ |
| Gmix1 | Conversion Gain | $\mathrm{fin}=1 \mathrm{MHz}$ | 7.5 | 8.5 | 9.5 | dB |
| IP3mıx1 | 3rd Order Intermodulation Distortion Intercept Point | $\begin{aligned} & \mathrm{f}_{\mathrm{d}}=1 \mathrm{MHz} ; \mathrm{fu}=1.1 \mathrm{MHz} ; \\ & \mathrm{fu} 2=1.2 \mathrm{MHz} ; \end{aligned}$ |  | 115 |  | dBu |
| CP1mix1 | 1dB Compression Point | $\mathrm{fin}=1 \mathrm{MHz}$ |  | 98.7 |  | dBu |

## ELECTRICAL CHARACTERISTICS (continued)

## AM Wide \& Narrow AGC

Ref: AM Test Circuit, input at Vmix1amin, and Vmixzamin, output at Vamagc1amp, andVamagcipin

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vwagctyp | Open Loop WIDE AGC Typical Starting Point | fwagcin $=1 \mathrm{MHz}$, AAG3-0 set to 1000; Vmixiamin at which $V_{\text {AMAGC1AMP }}=2.5 \mathrm{~V}$ |  | 91.3 |  | dBu |
| Vwagcmin | Open Loop WIDE AGC Minimum Starting Point | fwagcin $=1 \mathrm{MHz}$, AAG3-0 set to 0000; Vmixiamin at which $V_{\text {AMAGC1AMP }}=2.5 \mathrm{~V}$ |  | 80.6 |  | dBu |
| Vwagcmax | Open Loop WIDE AGC Maximum Starting Point | fwagcin $=1 \mathrm{MHz}$, AAG3-0 set to 1111; Vmixiamin at which $V_{A M A G C 1 A M P}=2.5 \mathrm{~V}$ |  | 95.6 |  | dBu |
| Vnagctyp | Open Loop NARROW AGC <br> Typical Starting Point | fNagcin $=10.7 \mathrm{MHz}$, AAG3-0 set <br> to 1000; Vmixzamin at which <br> $V_{\text {AMAGCIAMP }}=2.5 \mathrm{~V}$ |  | 93.2 |  | dBu |
| Vnagcmin | Open Loop NARROW AGC Minimum Starting Point | finagcin $=10.7 \mathrm{MHz}$, AAG3-0 set to 0000; Vmix2AMIN at which $\mathrm{V}_{\text {AMAGCIAMP }}=2.5 \mathrm{~V}$ |  | 82.8 |  | dBu |
| Vnagcmax | Open Loop NARROW AGC Maximum Starting Point | $\mathrm{f}_{\text {NAGCIN }}=10.7 \mathrm{MHz}$, AAG3-0 set <br> to 1111; Vmixzamin at which <br> $\mathrm{V}_{\text {AMAGCIAMP }}=2.5 \mathrm{~V}$ |  | 97.4 |  | dBu |
| Routamagci | Output Resistance |  |  | 23.3 |  | $\mathrm{K} \Omega$ |
| Iamagcipin | Maximum Pin-diode Current | $\begin{aligned} & \text { fwagcin }=1 \mathrm{MHz} ; \\ & \text { VMIXIAMIN }=90 \mathrm{dBu} ; \text { AAG3-0 set to } \\ & 0000 \end{aligned}$ |  | 1.4 |  | mA |

## AM Mixer 2

Ref: AM Test Circuit, measure input at Vmixzamin, output at Vmixzout, (switches must be in position 2 for AGC measurements).

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rinmix2 | Input Resistance |  |  | 5 |  | $\mathrm{K} \Omega$ |
| Gmix2 | Maximum conversion Gain | $\mathrm{fin}=10.7 \mathrm{MHz}$ |  | 19.6 |  | dB |
| IP3mıx2 | 3rd Order Intermodulation Distortion Intercept Point | $\begin{aligned} & \mathrm{fd}=10.7 \mathrm{MHz} ; \mathrm{fu}=10.8 \mathrm{MHz} ; \\ & \text { fu2 }=10.9 \mathrm{MHz} ; \end{aligned}$ |  | 122 |  | dBu |
| CP1mix2 | 1 dB Compression Point | $\mathrm{fin}=10.7 \mathrm{MHz}$ |  | 90.7 |  | dBu |
| AGCmixcp | Central Point of AGC2 Intevention on Mixer 2 | $\mathrm{fin}=10.7 \mathrm{MHz} ;$ <br> $\mathrm{V}_{\mathrm{MIX2AMIN}}=52 \mathrm{dBu}$; <br> Value of Vmixzout |  | 61.2 |  | dBu |
| AGCmixsp | AGC2 Starting Point on Mixer 2 | fin $=10.7 \mathrm{MHz}$; Value of Vmixzamin for which $\mathrm{V}_{\mathrm{MIX} \text { zout }}$ is AGCmixcp 3dB |  | 40 |  | dBu |
| AGCmixr | AGC2 Range on Mixer 2 | $\mathrm{fin}=10.7 \mathrm{MHz} ;$ Range of Vmixzamin for which Vmixzout is AGCMIXCP $\pm 3$ dB |  | 24 |  | dB |

## ELECTRICAL CHARACTERISTICS (continued)

## AM IF2 Amplifier

Ref: AM Test Circuit, measure input at VIP2AMPIN, output at VIP2AMPOUT, (switches must be in position 1), $\mathrm{fin}=450 \mathrm{KHz}$.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rin,IF2AMP | Input Resistance |  |  | 2 |  | $\mathrm{K} \Omega$ |
| Gif2amp | Maximum Gain | VIF2AMPIN $=10 \mathrm{dBu}$ |  | 51 |  | dB |
| AGCAmpCP | Central Point of AGC2 Intevention on IF2 Amp | VIF2AMPIN $=72 \mathrm{dBu}$; Value of Vif2AMPOUT |  | 115 |  | dBu |
| AGCampsp | AGC2 Starting Point on IF2 Amp | Value of Vif2Ampin for which VIF2AMPOUT is AGCAMPCP - 3dB |  | 63 |  | dBu |
| AGCampr | AGC2 Range on IF2 Amp | fin $=10.7 \mathrm{MHz}$; Range of <br> Vmix2amin $=$ for which $\mathrm{Vmixzout} \mathrm{is}^{\text {is }}$ <br> AGCMIXCP $\pm 3$ dB | 36 |  |  | dB |
| AGCTCR | AGC2 Time Constant Ratio | Ratio of AGC2 "reception" Time Constant and "seek" Time Constant |  | 150/5 |  | s/s |
| IFamst | AM IF2 Output Level at pin 28 | VIF2AMPIN = 72dBu; AMSTEREO set to 1 | 104 | 106 | 108 | dBu |
| IFAMSTcurr | Current Capability of pin 28 | AMSTEREO set to 1 |  | 150 |  | $\mu \mathrm{A}$ |

## AM Field Strength Meter and Field Strength Station Detector

Ref: AM Test Circuit, measure at Vmixzamin, outputs at Vamsmeter and at Vamsd (switches in position 2), $-\mathrm{fin}=10.7 \mathrm{KHz}$.

- AMSEEK set to 1

| Symbol | Parameter | Test Condition | Min. | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AMSM1 | AM Smeter 1 at $\mathrm{V}_{\text {amsmeter }}$ | $\mathrm{V}_{\text {MIX2AMIN }}=35 \mathrm{dBu}$ | 2.2 | 2.89 | 3.6 | V |
| AMSM2 | AM Smeter 2 at $\mathrm{V}_{\text {AMSMETER }}$ | $\mathrm{V}_{\text {MIX2AMIN }}=65 \mathrm{dBu}$ | 2.5 | 3.26 | 4.0 | V |
| AMSM3 | AM Smeter 3 at Vamsmeter | $\mathrm{V}_{\text {MIX2AMIN }}=95 \mathrm{dBu}$ | 3.0 | 3.73 | 4.5 | V |
| AMSDmin | Station Detector Minimum Threshold | $\mathrm{V}_{\mathrm{MIX2AMIN}}$ at which $\mathrm{V}_{\text {AMSD }}=2.5 \mathrm{~V}$, ASS3-0 set to 0000 |  | 44 |  | dBu |
| AMSDmax | Station Detector Maximum Threshold | $\mathrm{V}_{\mathrm{MIX2AMIN}}$ at which $\mathrm{V}_{\text {AMSD }}=2.5 \mathrm{~V}$, <br> ASS3-0 set to 1111 |  | 64 |  | dBu |

## IF Counter Output

Ref: AM \& FM Test Circuit, measure at pin 28

| Symbol | Parameter | Test Condition | Min. | Typ. | Max | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| IFCFM | FM IFC Sensitivity | VFMLIMIN at which Vpin 28 $=2.5 \mathrm{~V}$, <br> FMRECSEEK set to 1, EW2-0 set <br> to 101, IFS2-0 set to 010 | 34 |  | dBu |  |
| IFCAM | AM IFC Sensitivity | VIF2AMPIN at which Vpin 28 $=2.5 \mathrm{~V}$, <br> AMSEEK set to 1, EW2-0 set to <br> 011, IF2-0 set to 100, AMFM <br> STBY1-0 set to 10 |  | 29 |  | dBu |
|  |  |  |  | 150 |  | $\mu \mathrm{~A}$ |

## ELECTRICAL CHARACTERISTICS (continued)

## Loop Filter Input Output

(LP_IN1, LP_IN2, LP_IN3, LP_OUT)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| - IIN | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND} ;$ PDout $=$ Tristate 1$)$ | -2 | 0 | 2 | $\mu \mathrm{~A}$ |
| IIN | Input Leakage Current | $\mathrm{VIIN}_{\mathrm{IN}} \mathrm{VDD} ;$ PDout $=$ Tristate | -2 | 0 | 2 | $\mu \mathrm{~A}$ |
| VoL | Output Voltage Low | $\mathrm{I}_{\mathrm{IN}}=-0.2 \mathrm{~mA} ; \mathrm{VCC}=8.5 \mathrm{~V}$ |  |  | 0.5 | V |
| VOH | Output Voltage High | $\mathrm{I}_{\mathrm{OUT}}=0.2 \mathrm{~mA} ; \mathrm{VCC}=8.5 \mathrm{~V}$ | 8 |  |  | V |
| IOUT | Output Current Sink | $\mathrm{V}_{\mathrm{PLL}}=8.5 \mathrm{~V} ;$ | 10 |  |  | mA |
| Iout | Output Current Source | Vout $=0.5$ to 8 V | 10 |  |  | mA |

## $\mathbf{I}^{2} \mathrm{C}$ Bus Interface

| Symbol | Parameter | Test Condition | Min. | Typ. | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| fscL | SCL Clock Frequency |  |  | 100 | 500 | KHz |
| tAA | SCL Low to SDA Data Valid |  |  | 300 |  | ns |
| tbuf | Time the Bus Must Be Free for <br> the New Transmission |  |  | 4.7 |  | $\mu \mathrm{~s}$ |
| thD-STA | START Condition hold Time |  |  | 4.0 |  | $\mu \mathrm{~s}$ |
| tlow | Clock Low Period |  |  | 4.7 |  | $\mu \mathrm{~s}$ |
| thigh | Clock High Period |  | 4.0 |  | $\mu \mathrm{~s}$ |  |
| tsu-sDA | Start Condition Setup Time |  |  | 4.7 | $\mu \mathrm{~s}$ |  |
| thD-DAT | Data Input Hold Time |  | 0 |  | $\mu \mathrm{~s}$ |  |
| tsu-DAT | Date Input Setup Time |  |  |  |  | $\mu \mathrm{s}$ |
| tR | SDA \& SCL Rise Time |  |  | 4.7 |  | $\mu \mathrm{~s}$ |
| tF | SDA \& SCL Full Time |  |  | 300 |  | ns |
| tsu-sTO | Stop Condition Setup Time |  |  |  | 1 | V |
| tDH | DATA OUT Time |  | 3 |  |  | V |
| VIL | Input Low Voltage |  |  |  |  |  |
| VIH | Input High Voltage |  |  |  |  |  |

(1) depends upon filter circuitry
(2) depends upon application circuit
(3) depends only upon IF2 ceramic filter

## AM TEST CIRCUIT



FM TEST CIRCUIT


## FM SECTION

Featuring a single conversion configuration, it comprises a multi-stage IF limiter whose gain is $I^{2} \mathrm{C}$ controlled and a quadrature demodulator with detuning and adjacent channel detectors. Signal meter and stop station functions are also supported

## AM SECTION

AM signal is converted by means of UP-DOWN configuration (IF1 $=10.7 \mathrm{MHz}, \mathrm{IF} 2=450 \mathrm{KHz}$ ) and MW/LW bands are covered.

## PLL SECTION

Three operating modes are available:

| PM0 | PM1 | Operating Mode |
| :---: | :---: | :---: |
| 0 | 0 | Standby |
| 1 | 0 | AM |
| 0 | 1 | not used |
| 1 | 1 | FM |

They are user programmable with the mode PM registers.

## Standby mode

It stops all functions. This allows low current consumption without loss of information in all registers. The pin LP-OUT is forced to 0 V in power on. All data registers are set to FE (11111110). The oscillator runs even in stand-by mode.

## FM and AM Operation

The FM or AM signal applies to a $32 / 33$ prescaler, which is controlled by a 5 bit counter (A). The 5 bit register (PC0 to PC4) controls this divider.
The output of the prescaler connects to a 11 bit divider ( B ). The 11 bit register (PC5 to PC15) controls the divider ' $B$ '.

## THREE STATE PHASE COMPARATOR

The phase comparator generates a phase error signal according to phase difference between fsyn and fref. This phase error signal drives the charge pump current generator.

## CHARGE PUMP CURRENT GENERATOR

This stage generates signed pulses of current. The phase error signal decides the duration and polarity of those pulses.
The current absolute values are programmable
by $A 0, A 1, A 2$ registers for high current and $B 0$, B1 registers for low current.

## LOW NOISE CMOS OP-AMP

An internal voltage divider at pin Vref connects the positive input of the low noise Op-Amp.
The charge pump output connects the negative input. This internal amplifier in cooperation with external components can provide an active filter. The negative input is switchable to three input pins (LPIN 1, LPIN 2 and LPIN 3), to increase the flexibility in application.
This feature allows two separate active filters for different applications.
A logical " 1 " in the LPIN 1/2 register activates pin LPIN 1, otherwise pin LPIN 2 is active. While the high current mode is activated LPIN 3 is switched on.

## INLOCK DETECTOR

The charge pump is switched in low current mode as the truth table and the related figure shows.

| CURRHIGH | LOCKENA | LOCK <br> (by inlock <br> detector) | Charge <br> Pump <br> Current |
| :---: | :---: | :---: | :---: |
| 0 | X | X | low current |
| 1 | 1 | 1 | low current |
| 1 | 1 | 0 | High current |
| 1 | 0 | 1 | High current |
| 1 | 0 | 0 | High current |

The charge pump is forced in low current mode when a phase difference of $10-40$ usec is reached.
A phase difference larger than the programmed values will switch the charge pump immediately in the high current mode.
Few programmable delays are available for inlock detection.

## IF COUNTER SYSTEM FOR AM/FM

The IF counter mode is controlled by IFCM register:

| IFCM1 | IFCM0 | FUNCTION |
| :---: | :---: | :---: |
| 0 | 0 | NOT USED |
| 0 | 1 | FM MODE |
| 1 | 0 | AM MODE |
| 1 | 1 | NOT USED |

A sample timer to generate the gate signal for the main counter is built with a 14 bit programmable counter to have the possibility to use any fre-

ADDRESS ORGANIZATION (PLL and IF Counter)

|  |  | MSB |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | SUBAD | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| PLL CHARGE PUMP | 00 H | LPIN1/2 | CURRH | B1 | B0 | A3 | A2 | A1 | A0 |
| PLL COUNTER | 01 H | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| PLL COUNTER | 02 H | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 |
| PLL REF <br> COUNTER | 03 H | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |
| PLL REF <br> COUNTER | $04 H$ | RC15 | RC14 | RC13 | RC12 | RC11 | RC10 | RC9 | RC8 |
| PLL LOCK <br> DETECT | 05 H | LDENA | - | D3 | D2 | D1 | D0 | PM1 | PM0 |
| IFC REF COUNTER | 06 H | IRC7 | IRC6 | IRC5 | IRC4 | IRC3 | IRC2 | IRC1 | IRC0 |
| IFC REF COUNTER | 07 H | IFCM1 | IFCM0 | IRC13 | IRC12 | IRC11 | IRC10 | IRC9 | IRC8 |
| IFC CONTROL | 08 H | IFENA | - | - | - | - | EW2 | EW1 | EW0 |
| IFC CONTROL | $09 H ~$ | IFS2 | IFS1 | IFS0 | CF4 | CF3 | CF2 | CF1 | CF0 |

quency. In FM mode a 6.25 KHz , in AM mode a 1 KHz signal is generated. This counter is followed by an asynchronous divider to generate several sampling times.

## Intermediate Frequency Main Counter (IFMC)

This counter is a $13-21$ bit synchronous autoreload down-counter. Four bits are programmable to have the possibility for an adjust to the frequency of the IF filter.
The counter length is automatically adjusted to the chosen sampling time and the counter mode. At the start the counter will be loaded with a defined value which is an equivalent to the divider value (tsample fiF).
If a correct frequency is applied to the IF counter frequency inputs IF-AM and IF-FM, at the end of the sampling time the main counter is changing its state from 0 to 1FFFFFH.
This is detected by a control logic. The frequency range inside which a successful count results is detected is adjustable setting bits EW 0, 1, 2 .

## Up-down counter filter

The information coming from the IF main counter control logic is shifted into a 5 bit up down counter circuit clocked by the sampling time signal. At the start (rising edge of the IFENA signal) the counter is set to 10 H and the SSTOP signal is forced to "1".
Only when the counter reaches the value 10 H step, SSTOP goes to "0".
SSTOP will be "1" again, if the counter reaches the value $10 \mathrm{~h}+$ step.

## Charge Pump Logic



FM and AM operation (swallow mode)

ttim $=($ IFRC +1$) /$ fosc
tent $=(\mathrm{CF}+1697) / \mathrm{fiF} \quad$ FM mode
tcnt $=(C F+44) /$ fiF $\quad$ AM mode
Counter result succeeded:
ttim $>$ tcnt - terr and
ttim $>$ tcnt + terr
Counter result failed:
ttim< tont + terr or
ttim $>$ tcnt - terr
where:
ttim = IF time cycle time
tcnt $=\mathrm{IF}$ counter cycle time
terr = discrimination window (controlled by the EW registers)


The precision of the measurements is adjustable
Phase Comparator
by controlling the discrimination window. This is adjustable by programming the control registers EW0...EW2.
The measurement time per cycle is adjustable by setting the register IFS0 - IFS2.
The center frequency of the discrimination window is adjustable by the control register "CFO" to "CF4". The available values are reported in databyte specification

## $I^{2} \mathrm{C}$ BUS INTERFACE

## General Description

The TDA7421 supports the $\mathrm{I}^{2} \mathrm{C}$ bus protocol. This protocol defines the devices sending data into the bus as transmitter and the receiving device as the receiver.
The device that controls the transfer is a master and the device being controlled is the slave. The master will always initiates data transfer and provide the clock to transmit or receive operations.

## Data Transition

Data transition on the SDA line must only occur when the clock SCL is low. SDA transitions while SCL is high will be interpreted as START or STOP condition.

## Start Condition



A start condition is defined by a HIGH to LOW transition of the SDA line while SCL is at a stable HIGH level. This START condition must precede any command and initiate a data transfer onto the bus.
The TDA7421 continuously monitors the SDA and SCL lines for a valid START and will not response to any command if this condition has not been met.

## Stop condition

A STOP condition is defined by a LOW to HIGH transition of the SDA while the SCL line is at a stable HIGH level. This condition terminate the communication between the devices and force's the bus interface of the TDA7421 into the initial condition.

## Acknowledge

Indicates a successful data transfer. The transmitter will release the bus after sending 8 bit of data. During the 9th clock cycle the receiver will pull the SDA line to LOW level to indicate it has received the eight bits of data correctly.

## Data transfer

During data transfer the TDA7421 samples the SDA line on the leading edge of the SCL clock, Therefore, for proper device operation the SDA line must be stable during the SCL LOW to HIGH transition.

## Device Addressing

To start the communication between two devices,
the bus master must initiate a start instruction sequence, followed by an eight bit word corresponding to the address of the device it is addressing. The most significant 6 bits of the slave address identify the device type.
The TDA7421 device code is fixed as "110001".
The next significant bit is used either to address the tuner section (1) or the PLL section (0) of the chip.
Following a START condition the master sends slave address word; the TDA7421 will "acknowledge" after this first transmission and wait for a second word (the word address field).
This 8 bit address field provides an access to any of the 8 internal addresses. Upon receipt of the word address the TDA7421 slave device will respond with an "acknowledge".
At this time, all the following words transmits to the TDA7421 will be considered as data.
The internal address will be automatically incremented. After each word receipt the TDA7421 will answer with an "acknowledge".
The interface protocol comprises:

- a subaddress byte
- a sequence of data ( N -bytes + acknowledge)
- a stop condition (P)
- a start condition (S)
- a chip address byte

CONTROL REGISTER FUNCTION

| REGISTER NAME |  |
| :---: | :--- |
| PC | Programmable Counter for VCO Frequency |
| RC | Reference Counter PLL |
| IRC | Reference Counter IF |
| IFCM | IF Counter Mode |
| EW | Frequency Error Window |
| IFENA | Enable IF Counter |
| CF | Center Frequency IF Counter |
| IFS | Sampling Time IF Counter |
| PM | Stby, FM, AM, AM swallow mode (PLL Mode) |
| D | Programmable Delay for Lock Detector |
| LPIN1/2 | Loop Filter Input Select |
| A | Charge Pump High Current |
| B | Charge Pump Low Current |
| LDENA | Lock Detector Enable |
| CURRH | Set Current High |

## IF Counter Block Diagram


$I^{2} C$ Bus Timing Diagram


## Frame Example

For addressing the PLL part:

for the TUNER part:


ACK = Acknowledge
S = Start
P = Stop

I = Page mode
T2, T1, T0 = used in test mode (for PLL only, for TUNER addressing they must be 0)
A3, A2, A1, A0 $=$ Mode selection

TUNER SUBADDRESS

| MSB |  | LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| X | X | X | I | A 3 | A 2 | A 1 | A0 |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | STATUS |  |  |
|  |  |  |  | 0 | 0 | 0 | 1 | FM STOP STATION / FM IF AGC |  |  |
|  |  |  |  | 0 | 0 | 1 | 0 | FM SMETER SLIDER |  |  |
|  |  |  |  | 0 | 0 | 1 | 1 | AM AGC1 / AM STOP STATION |  |  |
|  |  |  |  | 0 | 1 | 0 | 0 | IFT1/IFT2 |  |  |
|  |  |  |  | 0 | 1 | 0 | 1 | FRONT END ADJUSTMENT |  |  |
|  |  |  |  | 0 | 1 | 1 | 0 | FM DEMODULATOR ADJUSTMENT |  |  |
|  |  |  |  | 0 | 1 | 1 | 1 | FM IF BUFFERS |  |  |
|  |  |  |  | 1 | 0 | 0 | 0 | FM AUDIO MUTE GAIN / FM SOFT MUTE |  |  |
|  |  |  |  | 1 | 0 | 0 | 1 | FM HOLE DETECTOR / FM DETUNING |  |  |
|  |  |  | 0 |  |  |  |  | Page mode disabled |  |  |
|  |  |  | 1 |  |  |  |  | Page mode enabled |  |  |
| 0 | 0 | 0 |  |  |  |  |  | must be "0" |  |  |

## PLL SUBADDRESS

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| T3 | T2 | T1 | I | A3 | A2 | A1 | A0 | FUNCTION |
|  |  |  |  | 0 | 0 | 0 | 0 | Charge pump control |
|  |  |  |  | 0 | 0 | 0 | 1 | PLL counter 1 (LSB) |
|  |  |  |  | 0 | 0 | 1 | 0 | PLL counter 2 (MSB) |
|  |  |  |  | 0 | 0 | 1 | 1 | PLL reference counter 1 (LSB) |
|  |  |  |  | 0 | 1 | 0 | 0 | PLL reference counter 2 (MSB) |
|  |  |  |  | 0 | 1 | 0 | 1 | PLL lockdetector control and PLL mode select |
|  |  |  |  | 0 | 1 | 1 | 0 | IFC reference counter 1 (LSB) |
|  |  |  |  | 0 | 1 | 1 | 1 | IFC reference counter 2 (MSB) and IFC mode select |
|  |  |  |  | 1 | 0 | 0 | 0 | IF counter control 1 |
|  |  |  |  | 1 | 0 | 0 | 1 | IF counter control 2 |
|  |  |  | 0 |  |  |  |  | page mode DISABLED |
|  |  |  | 1 |  |  |  |  | page mode enabled |

T1, T2, T3 are used for testing the PLL, in application mode they have to be " 0 ".

## PLL DATA BYTE SPECIFICATION

CHARGEPUMP CONTROL

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  |  |  | 0 | 0 | 0 | 0 | High current $=0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 0 | 0 | 1 | High current $=0.5 \mathrm{~mA}$ |
|  |  |  |  | 0 | 0 | 1 | 0 | High current $=1.0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 0 | 1 | 1 | High current $=1.5 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 0 | 0 | High current $=2.0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 0 | 1 | High current $=2.5 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 1 | 0 | High current $=3.0 \mathrm{~mA}$ |
|  |  |  |  | 0 | 1 | 1 | 1 | High current $=3.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 0 | 0 | High current $=4.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 0 | 1 | High current $=4.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 1 | 0 | High current $=5.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 0 | 1 | 1 | High current $=5.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 0 | 0 | High current $=6.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 0 | 1 | High current $=6.5 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 1 | 0 | High current $=7.0 \mathrm{~mA}$ |
|  |  |  |  | 1 | 1 | 1 | 1 | High current $=7.5 \mathrm{~mA}$ |
|  |  | 0 | 0 |  |  |  |  | Low current $=0 \mu \mathrm{~A}$ |
|  |  | 0 | 1 |  |  |  |  | Low current $=15 \mu \mathrm{~A}$ |
|  |  | 1 | 0 |  |  |  |  | Low current $=100 \mu \mathrm{~A}$ |
|  |  | 1 | 1 |  |  |  |  | Low current $=115 \mu \mathrm{~A}$ |
|  | 0 |  |  |  |  |  |  | Select low Current |
|  | 1 |  |  |  |  |  |  | Select high Current |
| 0 |  |  |  |  |  |  |  | Select loop filter 1 |
| 1 |  |  |  |  |  |  |  | Select loop filter 2 |
| LPIN1/2 | CURRH | B1 | B0 | A3 | A2 | A1 | A0 | Subaddress $=00 \mathrm{H}$ |

## PLL COUNTER 1 (LSB)

| MSB |  |  | LSB |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  | FUNION |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | LSB $=1$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LSB $=2$ |  |
| all combinations allowed |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | LSB $=252$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | LSB $=253$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | LSB $=254$ | Subaddress $=01 \mathrm{H}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | LSB $=255$ |  |
| PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | Bit name |  |

PLL COUNTER 2 (MSB)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MSB $=256$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MSB = 512 |  |
| all combinations allowed |  |  |  |  |  |  |  | -•• |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | MSB $=64768$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | MSB $=65024$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | MSB $=65280$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | MSB $=65536$ |  |
| PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | Bit name | Subddress $=02 \mathrm{H}$ |

Swallow mode: fvco/fsyn = LSB + MSB + 32

## PLL REFERENCE COUNTER 1 (LSB)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | LSB $=1$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LSB = 2 |  |
| all combinations allowed |  |  |  |  |  |  |  | -•• |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | LSB = 252 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | LSB $=253$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | LSB $=254$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | LSB $=255$ |  |
| RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | Bit name | Subaddress $=03 \mathrm{H}$ |

## PLL REFERENCE COUNTER 2 (MSB)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MSB $=256$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MSB $=512$ |  |
| all combinations allowed |  |  |  |  |  |  |  | -•• |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | MSB $=64768$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | MSB $=65024$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | MSB $=65280$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | MSB $=65536$ |  |
| RC15 | RC14 | RC13 | RC12 | RC11 | RC10 | RC9 | RC8 | Bit name | Subddress $=04 \mathrm{H}$ |

$\mathrm{fosc}_{\mathrm{F}} / \mathrm{f}_{\text {REF }}=\mathrm{LSB}+\mathrm{MSB}+1$

LOCK DETECTOR \& PLL MODE CONTROL

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FUNCTION |
|  |  |  |  |  |  | 0 | 0 | PLL standby mode |
|  |  |  |  |  |  | 0 | 1 | PLL AM |
|  |  |  |  |  |  | 1 | 0 | not used |
|  |  |  |  |  |  | 1 | 1 | PLL FM mode |
|  |  |  |  | 0 | 0 |  |  | PD phase difference threshold 10ns |
|  |  |  |  | 0 | 1 |  |  | PD phase difference threshold 20ns |
|  |  |  |  | 1 | 0 |  |  | PD phase difference threshold 30ns |
|  |  |  |  | 1 | 1 |  |  | PD phase difference threshold 40ns |
|  |  | 0 | 0 |  |  |  |  | Not used in application mode |
|  |  | 0 | 1 |  |  |  |  | Activation delay = 4 fref |
|  |  | 1 | 0 |  |  |  |  | Activation delay $=6 \cdot$ fref |
|  |  | 1 | 1 |  |  |  |  | Activation delay = 8 fref |
| 0 |  |  |  |  |  |  |  | No lock detector controlled chargepump |
| 1 |  |  |  |  |  |  |  | Lock detector controlled chargepump |
| LDENA |  | D3 | D2 | D1 | D0 | PM1 | PM0 | Bit name |

IF COUNTER REFERENCE CONTROL 1 (LSB)

| MSB | LSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | LSB $=1$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LSB $=2$ |  |
| all combinations allowed |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | LSB $=252$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | LSB $=253$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | LSB $=254$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | LSB $=255$ |  |
| IRC7 | IRC6 | IRC5 | IRC4 | IRC3 | IRC2 | IRC1 | IRC0 | Bit name |  |

IF COUNTER REFERENCE CONTROL 2 (MSB) AND IF COUNTER MODE SELECT

| MSB |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSB $=0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MSB $=256$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MSB $=512$ |  |
| all combinations allowed |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 1 | 1 | 1 | 0 | 1 | MSB $=15616$ |  |
|  |  | 1 | 1 | 1 | 1 | 1 | 0 | MSB $=15872$ |  |
|  |  | 1 | 1 | 1 | 1 | 1 | 1 | MSB $=16128$ |  |
| 0 | 0 |  |  |  |  |  |  | NOT USED IN APPLICATION MODE |  |
| 0 | 1 |  |  |  |  |  |  | IF counter FM mode |  |
| 1 | 0 |  |  |  |  |  |  | IF counter AM mode |  |
| 1 | 1 |  |  |  |  |  |  | not used |  |
| IFCM1 | IFCM0 | IRC13 | IRC12 | IRC11 | IRC10 | IRC9 | IRC8 | Bit name |  |

fosc/ftim $=\mathrm{LSB}+\mathrm{MSB}+1$

IF COUNTER CONTROL 1

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FUNCTION |
|  |  |  |  |  | 0 | 0 | 0 | don't use |
|  |  |  |  |  | 0 | 0 | 1 | don't use |
|  |  |  |  |  | 0 | 1 | 0 | don't use |
|  |  |  |  |  | 0 | 1 | 1 | EW delta $\mathrm{f}= \pm 6.25 \mathrm{KHz}(\mathrm{FM}) ; \pm 1 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  | 1 | 0 | 0 | EW delta $\mathrm{f}= \pm 12.5 \mathrm{KHz}(\mathrm{FM}) ; \pm 2 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  | 1 | 0 | 1 | EW delta $\mathrm{f}= \pm 25 \mathrm{KHz}(\mathrm{FM}) ; \pm 4 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  | 1 | 1 | 0 | EW delta $\mathrm{f}= \pm 50 \mathrm{KHz}(\mathrm{FM}) ; \pm 8 \mathrm{KHz}(\mathrm{AM})$ |
|  |  |  |  |  | 1 | 1 | 1 | EW delta $\mathrm{f}= \pm 100 \mathrm{KHz}(\mathrm{FM}) ; \pm 16 \mathrm{KHz}(\mathrm{AM})$ |
| 0 |  |  |  |  |  |  |  | IF counter disabled / stand by |
| 1 |  |  |  |  |  |  |  | IF counter enabled |
| IFENA |  |  |  |  | EW2 | EW1 | EW0 | Bit name $\quad$ Subaddress $=08 \mathrm{H}$ |

## IF COUNTER CONTROL 2

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | fcenter $=10.60000 \mathrm{MHz}$ (FM) 448KHz (AM) |
|  |  |  | 0 | 0 | 0 | 0 | 1 | fcenter $=10.60625 \mathrm{MHz}$ (FM) 449KHz (AM) |
|  |  |  | 0 | 0 | 0 | 1 | 0 | fcenter $=10.61250 \mathrm{MHz}$ (FM) 450KHz (AM) |
|  |  |  | 0 | 0 | 0 | 1 | 1 | fcenter $=10.61875 \mathrm{MHz}$ (FM) 451KHz (AM) |
|  |  |  | 0 | 0 | 1 | 0 | 0 | fcenter $=10.62500 \mathrm{MHz}$ (FM) 452KHz (AM) |
|  |  |  | 0 | 0 | 1 | 0 | 1 | fcenter $=10.63125 \mathrm{MHz}$ (FM) 453KHz (AM) |
|  |  |  | 0 | 0 | 1 | 1 | 0 | fcenter $=10.63750 \mathrm{MHz}$ (FM) 454 KHz (AM) |
|  |  |  | 0 | 0 | 1 | 1 | 1 | fcenter $=10.64375 \mathrm{MHz}$ (FM) 455KHz (AM) |
|  |  |  | 0 | 1 | 0 | 0 | 0 | fcenter $=10.65000 \mathrm{MHz}$ (FM) 456 KHz (AM) |
|  |  |  | 0 | 1 | 0 | 0 | 1 | fcenter $=10.65625 \mathrm{MHz}$ (FM) 457KHz (AM) |
|  |  |  | 0 | 1 | 0 | 1 | 0 | fcenter $=10.66250 \mathrm{MHz}$ (FM) 458KHz (AM) |
|  |  |  | 0 | 1 | 0 | 1 | 1 | fcenter $=10.66875 \mathrm{MHz}$ (FM) 459KHz (AM) |
|  |  |  | 0 | 1 | 1 | 0 | 0 | fcenter $=10.67500 \mathrm{MHz}$ (FM) 460KHz (AM) |
|  |  |  | 0 | 1 | 1 | 0 | 1 | fcenter $=10.68125 \mathrm{MHz}$ (FM) 461 KHz (AM) |
|  |  |  | 0 | 1 | 1 | 1 | 0 | fcenter $=10.68750 \mathrm{MHz}$ (FM) 462KHz (AM) |
|  |  |  | 0 | 1 | 1 | 1 | 1 | fcenter $=10.69375 \mathrm{MHz}$ (FM) 463KHz (AM) |
|  |  |  | 1 | 0 | 0 | 0 | 0 | fcenter $=10.70000 \mathrm{MHz}$ (FM) 464KHz (AM) |
|  |  |  | 1 | 0 | 0 | 0 | 1 | fcenter $=10.70625 \mathrm{MHz}$ (FM) 465KHz (AM) |
|  |  |  | 1 | 0 | 0 | 1 | 0 | fcenter $=10.71250 \mathrm{MHz}$ (FM) 466KHz (AM) |
|  |  |  | 1 | 0 | 0 | 1 | 1 | fcenter $=10.71875 \mathrm{MHz}$ (FM) 467KHz (AM) |
|  |  |  | 1 | 0 | 1 | 0 | 0 | fcenter $=10.72500 \mathrm{MHz}$ (FM) 468KHz (AM) |
|  |  |  | 1 | 0 | 1 | 0 | 1 | fcenter $=10.73125 \mathrm{MHz}$ (FM) 469KHz (AM) |
|  |  |  | 1 | 0 | 1 | 1 | 0 | fcenter $=10.73750 \mathrm{MHz}$ (FM) 470KHz (AM) |
|  |  |  | 1 | 0 | 1 | 1 | 1 | fcenter $=10.74375 \mathrm{MHz}$ (FM) 471 KHz (AM) |
|  |  |  | 1 | 1 | 0 | 0 | 0 | fcenter $=10.75000 \mathrm{MHz}$ (FM) 472KHz (AM) |
|  |  |  | 1 | 1 | 0 | 0 | 1 | fcenter $=10.75625 \mathrm{MHz}$ (FM) 473KHz (AM) |
|  |  |  | 1 | 1 | 0 | 1 | 0 | fcenter $=10.76250 \mathrm{MHz}$ (FM) 474KHz (AM) |
|  |  |  | 1 | 1 | 0 | 1 | 1 | fcenter $=10.76875 \mathrm{MHz}$ (FM) 475KHz (AM) |
|  |  |  | 1 | 1 | 1 | 0 | 0 | fcenter $=10.77500 \mathrm{MHz}$ (FM) 476KHz (AM) |
|  |  |  | 1 | 1 | 1 | 0 | 1 | fcenter $=10.78125 \mathrm{MHz}$ (FM) 477KHz (AM) |
|  |  |  | 1 | 1 | 1 | 1 | 0 | fcenter $=10.78750 \mathrm{MHz}$ (FM) 478KHz (AM) |
|  |  |  | 1 | 1 | 1 | 1 | 1 | fcenter $=10.79375 \mathrm{MHz}$ (FM) 479KHz (AM) |
| 0 | 0 | 0 |  |  |  |  |  | tsample $=20.48 \mathrm{~ms} \mathrm{(FM} \mathrm{mode);} \mathrm{128ms} \mathrm{(AM;} \mathrm{MODE)}$ |
| 0 | 0 | 1 |  |  |  |  |  | tsample $=10.24 \mathrm{~ms}$ (FM mode); 64 ms (AM; MODE) |
| 0 | 1 | 0 |  |  |  |  |  | tsample $=5.12 \mathrm{~ms}$ (FM mode); 32ms (AM; MODE) |
| 0 | 1 | 1 |  |  |  |  |  | tsample $=2.56 \mathrm{~ms}$ (FM mode); 16ms (AM; MODE) |
| 1 | 0 | 0 |  |  |  |  |  | tsample $=1.28 \mathrm{~ms}$ (FM mode); 8ms (AM;MODE) |
| 1 | 0 | 1 |  |  |  |  |  | tsample $=640 \mu \mathrm{~s}$ (FM mode); 4ms (AM;MODE) |
| 1 | 1 | 0 |  |  |  |  |  | tsample $=320 \mu \mathrm{~s}$ (FM mode); 2ms (AM; MODE) |
| 1 | 1 | 1 |  |  |  |  |  | tsample = 160 $\mu \mathrm{s}$ (FM mode); 1 ms (AM; MODE) |
| IFS2 | IFS1 | IFSO | CF4 | CF3 | CF2 | CF1 | CFO | bit name Subaddress $=09 \mathrm{H}$ |

## TUNER DATA BYTE SPECIFICATION

## ADDRESS ORGANIZATION (Tuner AM/FM)

| FUNCTION | SUBAD | $\begin{aligned} & \text { MSB } \\ & \hline \text { BIT } 7 \\ & \hline \end{aligned}$ | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | $\frac{\text { LSB }}{\text { BIT } 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
| STATUS | 00H | TESTON | FMMUTE | FMADJ | FMHIGH | $\begin{array}{\|c\|} \hline \text { AMSTER } \\ \text { EO } \end{array}$ | AMSEEK <br> / FM <br> RECSEEK | AM/FM/ STBY | AM/FM/ STBY |
| FM STOP STATION/ FM IF AGC | 01H | FAG2 | FAG1 | FAG0 | FSS4 | FSS3 | FSS2 | FSS1 | FSSO |
| FM SMETER SLIDER | 02H | FSL4 | FSL3 | FSL2 | FSL1 | FSLO | - | - | - |
| AM AGC1/AM STOP STATION | 03H | ASS3 | ASS2 | ASS1 | ASS0 | AAG3 | AAG2 | AAG1 | AAG0 |
| IFT1/IFT2 | 04H | T2A3 | T2A2 | T2A1 | T2A0 | T1A3 | T1A2 | T1A1 | T1A0 |
| FRONT END ADJUSTMENT | 05H | ANA3 | ANA2 | ANA1 | ANAO | RFA3 | RFA2 | RFA1 | RFA0 |
| FM DEMODULATOR ADJUSTMENT | 06H | SDD | DEM6 | DEM5 | DEM4 | DEM3 | DEM2 | DEM1 | DEM0 |
| FM IF BUFFERS | 07H | FBL3 | FBL2 | FBL1 | FBLO | FBH3 | FBH2 | FBH1 | FBH0 |
| FM SOFT MUTE/ <br> FM AUDIO MUTE GAIN | 08H | FSM3 | FSM2 | FSM2 | FSM0 | - | AUM2 | AUM1 | AUM0 |
| FM HOLE DETECTOR /FM DETUNING DETECTOR | 09H | BWM2 | BWM1 | BWM0 | HDM4 | HDM3 | HDM2 | HDM1 | HDM0 |

STATUS (subaddress 00H)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |  |
| TESTON | FMMUTE | FMADJ | FMHIGH | $\begin{array}{\|c\|} \hline \text { AM } \\ \text { STEREO } \end{array}$ | AM SEEK/FM RECSEEK | AM/FM/ STBY | AM/FM/ STBY |  |
| X | X | X | X | X | X | 0 | 0 | STAND-BY |
| 0 | 0 | 0 | 0 | X | 0 | 0 | 1 | FM ON, RECEPTION, DEEP MUTE |
| 0 | 0 | 0 | 0 | X | 1 | 0 | 1 | FM ON, SEEK, DEEP MUTE |
| 0 | 0 | 0 | 1 | X | 0 | 0 | 1 | FM ON, RECEPTION, SHALLOW MUTE |
| 0 | 0 | 0 | 1 | X | 1 | 0 | 1 | FM ON,SEEK SHALLOW MUTE |
| 0 | 0 | 1 | X | X | X | 0 | 1 | FM ON FOR DEMOD ADJUSTM, DEMOD ON |
| 0 | 1 | 1 | X | X | X | 0 | 1 | FM ON FOR DEMOD ADJUSTMENT DEMOD MUTED |
| 0 | X | X | X | 0 | 0 | 1 | 0 | AM ON (Japan), RECEPTION, IFC OUT SELECTED |
| 0 | X | X | X | 0 | 1 | 1 | 0 | AM ON (Japan), SEEK, IFC OUT SELECTED |
| 0 | X | X | X | 1 | 0 | 1 | 0 | AM ON (Japan), RECEPTION AM STEREO OUT SELECTED |
| 0 | X | X | X | 1 | 1 | 1 | 0 | AM ON (Japan), SEEK, AM STEREO OUT SELECTED |
| 0 | X | X | X | 0 | 0 | 1 | 1 | AM ON (EU, US), RECEPTION, IFC OUT SELECTED |
| 0 | X | X | X | 0 | 1 | 1 | 1 | AM ON (EU, US), SEEK, IFC OUT SELECTED |
| 0 | X | X | X | 1 | 0 | 1 | 1 | AM ON (EU, US), RECEPTION AM STEREO OUT SELECTED |
| 0 | X | X | X | 1 | 1 | 1 | 1 | AM ON (EU, US), SEEK, AM STEREO OUT SELECTED |
| 1 |  |  |  |  |  | X | X | PLL TEST OUTPUT ENABLED |

AM TURN ON SEQUENCE AT POWER ON: it is necessary to cycle through ST-BY for a correct operation.

FM STOP STATION / FM IF AGC (subaddress 01H)


FM SMETER SLIDER (subaddress 02H)


AM STOP STATION / AM AGC1 (subaddress 03H)

| MSB LSB |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASS3 | ASS2 | ASS1 | ASS0 | AAG3 | AAG2 | AAG1 | AAGO |  |
| amstopsta tion MSB | amstopstation |  | amstopsta tion LSB | amagc1 MSB | amagc1 | amagc1 | amagc1 LSB | AM AGC1 THRESHOLD |
|  |  |  |  | 0 | 0 | 0 | 0 | Maximum sensitivity |
|  |  |  |  | X | X | X | X | -•• |
|  |  |  |  | 1 | 1 | 1 | 1 | Minimum sensitivity |
|  |  |  |  | all combinations allowed |  |  |  | AM STOP STATION THRESHOLD |
| 0 | 0 | 0 | 0 |  |  |  |  | Maximum sensitivity |
| X | X | X | X |  |  |  |  | -•• |
| 1 | 1 | 1 | 1 |  |  |  |  | Minimum sensitivity |
| all combinations allowed |  |  |  |  |  |  |  |  |

IFT1/ IFT2 (subaddress 04H)


FRONT END ADJUSTMENT (subaddress 05H)


FM DEMODULATOR ADJUSTMENT (subaddress 06H)

| MSB |  |  |  |  |  |  | LSB | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDD | DEM6 | DEM5 | DEM4 | DEM3 | DEM2 | DEM1 | DEM0 |  |
| $\begin{gathered} \mathrm{SD} \\ \text { disable } \end{gathered}$ | demadj MSB | demadj | demadj | demadj | demadj | demadj | demadj LSB | ADJUSTMENT CAPACITOR |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Cdemod |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2Cdemod |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4Cdemod |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8Cdemod |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 16Cdemod |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 32Cdemod |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 64Cdemod |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 127Cdemod |
| all combinations allowed |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | SD DISABLE |
| 0 |  |  |  |  |  |  |  | SD ENABLED |
| 1 |  |  |  |  |  |  |  | SD DISABLED (High impedance output) |

FM IF BUFFERS (subaddress 07H)


FM SOFT MUTE / FM AUDIO MUTE GAIN (subaddress 08H)

| MSB |  |  |  |  |  | LSB | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSM3 | FSM2 | FSM1 | FSM0 | AUM2 | AUM1 | AUM0 |  |
| $\begin{gathered} \text { fmsoftmute } \\ \text { MSB } \end{gathered}$ | fmsoftmute | fmsoftmute | $\begin{gathered} \text { fmsoftmute } \\ \text { LSB } \end{gathered}$ | buff1 gain MSB | buff1 gain | buff1 gain LSB | FM SOFT MUTE THRESHOLD |
| 0 | 0 | 0 | 0 |  |  |  | Maximum sensitivity |
| X | X | X | X |  |  |  | -•• |
| 1 | 1 | 1 | 1 |  |  |  | Minimum sensitivity |
| all combinations allowed |  |  |  |  |  |  | Audio max mute atten. (dB) with bit FMHIGH byte $0=1$ |
|  |  |  |  | 0 | 0 | 1 | -2.5 |
|  |  |  |  | 0 | 1 | 0 | -5 |
|  |  |  |  | 1 | 0 | 0 | -7.5 |
|  |  |  |  | 0 | 1 | 1 | -10 |
|  |  |  |  | 1 | 1 | 0 | -12.5 |
|  |  |  |  | 1 | 1 | 1 | -15 |
|  |  |  |  |  |  |  | Audio max mute atten. (dB) with bit FMHIGH byte $0=0$ |
|  |  |  |  | 0 | 0 | 1 | -17.5 |
|  |  |  |  | 0 | 1 | 0 | -20 |
|  |  |  |  | 1 | 0 | 0 | -22.5 |
|  |  |  |  | 0 | 1 | 1 | -25 |
|  |  |  |  | 1 | 1 | 0 | -27.5 |
|  |  |  |  | 1 | 1 | 1 | -30 |
|  |  |  |  | all else not allowed |  |  |  |

FM HOLE DETECTOR / FM DETUNING DETECTOR (subaddress 09H)


Evaluation Board Schematic Circuit (part A)


Evaluation Board Schematic Circuit (part B)


Evaluation Board Schematic Circuit (part C)


Evaluation Board Schematic Circuit (part D)


## Evaluation Board Schematic Circuit (part E)



Notes:

- The components shown on the evaluation board schematic without the part value, are required only for measurements between intermediate input/outputs:
- Parts description:

| CF1 | Ceramic filter $10.7 \mathrm{MHz}, 180 \mathrm{KHz} \mathrm{BW}$ |
| :---: | :---: |
| CF3-CF4 | Ceramic filter $10.7 \mathrm{MHz}, 150 \mathrm{KHz}$ BW |
| CF2 | Ceramic filter 450 KHz , 6 KHz BW |
| T1 | FM RF transformer Unloaded $\mathrm{Q}=103$ $3-1=31 / 2 \mathrm{~T}-6-4=1 \mathrm{~T} \quad 0.12 \phi 2 U E W$ CTuning(3-1)=24pF @ 100MHz |
| T2 | AM/FM IF1 transformer <br> Unloaded $\mathrm{Q}=70$ <br> $1-3=13 \mathrm{~T}-1-5=61 / 2 \mathrm{~T}-5-3=61 / 2 \mathrm{~T}-4-6=2 \mathrm{~T} \quad 0.08 \mathrm{p} 2 \mathrm{UEW}$ $\operatorname{CINT}(1-2)=\operatorname{CINT}(2-3)=82 \mathrm{pF} ; \operatorname{CEXT}(1-3)=10 \mathrm{pF}$ |
| T3 | AM IF2 transformer <br> Unloaded $\mathrm{Q}=40$ <br> $1-3=178 \mathrm{~T}-1-2=89 \mathrm{~T}-2-3=89 \mathrm{~T}-4-6=33 \mathrm{~T} \quad 0.05 \mathrm{~L}_{2} 2 \mathrm{UEW}$ <br> $\operatorname{CINT}(1-3)=180 \mathrm{pF} ; \operatorname{CExt}(1-3)=20 \mathrm{pF}$ |
| L2 | Oscillator coil <br> Unloaded $Q=80$ <br> 6-4= 2 1/2T 0.12ф2UEW <br> CTUNING(6-4)=36.8pF @ 100MHz |
| L6 | Demodulator Coil Unloaded Q=35 6-4 = 27T 0.1中2UEW $\operatorname{CINT}(4-6)=47 \mathrm{pF} ; \operatorname{CEXT}(4-6)=13.5 \mathrm{pF}$ |

## FM THD



## AM THD



FM S+N/N


AM S+N/N


TQFP64 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.60 |  |  | 0.063 |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |
| B | 0.18 | 0.23 | 0.28 | 0.007 | 0.009 | 0.011 |
| C | 0.12 | 0.16 | 0.20 | 0.0047 | 0.0063 | 0.0079 |
| D |  | 12.00 |  |  | 0.472 |  |
| D1 |  | 10.00 |  |  | 0.394 |  |
| D3 |  | 7.50 |  |  | 0.295 |  |
| e |  | 0.50 |  |  | 0.0197 |  |
| E |  | 12.00 |  |  | 0.472 |  |
| E1 |  | 10.00 |  |  | 0.394 |  |
| E3 |  | 7.50 |  |  | 0.295 |  |
| L | 0.40 | 0.60 | 0.75 | 0.0157 | 0.0236 | 0.0295 |
| L1 |  | 1.00 |  |  | 0.0393 |  |
| K | $0^{\circ}$ (min.), $7^{\circ}$ (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics
© 1998 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

